## DATA SHEET

74LVCH32373A 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state

File under Integrated Circuits, IC24

## 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state

## FEATURES

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- CMOS low power consumption
- MULTIBYTE ${ }^{\text {TM }}$ flow-trough standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Bus hold on data inputs
- Typical output ground bounce voltage:
$\mathrm{V}_{\mathrm{OLP}}<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
- Typical output undershoot voltage:
$\mathrm{V}_{\mathrm{OHV}}>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
- Power off disables outputs, permitting live insertion
- Packaged in plastic fine-pitch ball grid array package.


## DESCRIPTION

The 74LVCH32373A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
The inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V . These features allow the use of these devices in a mixed 3.3 or 5 V environment.

The 74LVCH32373A is a 32-bit transparent D-type latch featuring separate $D$-type inputs for each latch and 3 -state outputs for bus oriented applications. One latch enable ( nLE ) input and one output enable ( nOE ) are provided for each octal. Inputs can be driven from either 3.3 or 5 V devices.

The 74LVCH32373A consists of 4 sections of eight D-type transparent latches with 3-state true outputs. When input nLE is HIGH , data at the $n \mathrm{D}_{\mathrm{n}}$ inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes.

When input nLE is LOW the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of nLE. When input n $\overline{O E}$ is LOW, the contents of the eight latches are available at the outputs. When input n $\overline{O E}$ is HIGH, the outputs go to the high-impedance OFF-state. Operation of the nOE input does not affect the state of the latches.

The 74LVCH32373A bus hold data input circuits eliminate the need for external pull-up resistors to hold unused inputs.

## QUICK REFERENCE DATA

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | propagation delay $n D_{n}$ to $n Q_{n}$ $n L E$ to $n Q_{n}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \end{aligned}$ | $\begin{array}{\|l} 3.0 \\ 3.4 \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{C}_{1}$ | input capacitance |  | 5.0 | pF |
| $\mathrm{C}_{\text {PD }}$ | power dissipation capacitance per buffer | $\mathrm{V}_{\mathrm{I}}=$ GND to $\mathrm{V}_{\mathrm{CC}}$; note 1 | 26 | pF |

## Note

1. $C_{P D}$ is used to determine the dynamic power dissipation ( $P_{D}$ in $\mu \mathrm{W}$ ).
$P_{D}=C_{P D} \times V_{C C}{ }^{2} \times f_{i}+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)$ where:
$\mathrm{f}_{\mathrm{i}}=$ input frequency in MHz ;
$\mathrm{f}_{\mathrm{o}}=$ output frequency in MHz ;
$\mathrm{C}_{\mathrm{L}}=$ output load capacitance in pF ;
$V_{C C}=$ supply voltage in Volts;
$\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)=$ sum of the outputs.

## 32-bit transparent D-type latch with

5 V tolerant inputs/outputs; 3-state

## FUNCTION TABLE

See note 1.

| OPERATING MODE | INPUTS |  |  | INTERNAL LATCHES | $\frac{\text { OUTPUTS }}{n Q_{n}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | nOE | nLE | $n D_{n}$ |  |  |
| Enable and read register (transparent mode) | L | H | L | L | L |
|  | L | H | H | H | H |
| Latch and read register | L | L | I | L | L |
|  | L | L | h | H | H |
| Latch register and disable outputs | H | L | 1 | L | Z |
|  | H | L | h | H | Z |

## Note

1. $\mathrm{H}=\mathrm{HIGH}$ voltage level;
$\mathrm{h}=$ HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level;
I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
Z = high-impedance OFF-state.

ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | TEMPERATURE RANGE | PINS | PACKAGE | MATERIAL | CODE |
| 74 LVCH32373AEC | -40 to $+85^{\circ} \mathrm{C}$ | 96 | LFBGA96 | plastic | SOT536-1 |

PINNING

| SYMBOL | DESCRIPTION |
| :---: | :--- |
| $\mathrm{nD}_{\mathrm{n}}$ | data inputs |
| nLE | latch enable inputs (active HIGH) |
| $\mathrm{nQ} \mathrm{Q}_{\mathrm{n}}$ | data outputs |
| GND | ground (0 V) |
| nOE | output enable inputs (active LOW) |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |

## 32-bit transparent D-type latch with

 5 V tolerant inputs/outputs; 3-state

$$
\begin{array}{llllllllllllllll}
\text { A } & \text { B } & \mathrm{C} & \mathrm{D} & \mathrm{E} & \mathrm{~F} & \mathrm{G} & \mathrm{H} & \mathrm{~J} & \mathrm{~K} & \mathrm{~L} & \mathrm{M} & \mathrm{~N} & \mathrm{P} & \mathrm{R} & \mathrm{~T}
\end{array}
$$

Fig. 1 Pin configuration.




Fig. 2 Logic symbol.

## 32-bit transparent D-type latch with

 5 V tolerant inputs/outputs; 3-state

Fig. 3 Bus hold circuit.

## 32-bit transparent D-type latch with

5 V tolerant inputs/outputs; 3-state

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | maximum speed performance | 2.7 | 3.6 | V |
|  |  | low-voltage applications | 1.2 | 3.6 | V |
| $\mathrm{V}_{1}$ | DC input voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | DC output voltage | HIGH or LOW state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3-state | 0 | 5.5 | V |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature | see DC and AC characteristics per device | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}(\Delta \mathrm{t} / \Delta \mathrm{f})$ | input rise and fall times | $\mathrm{V}_{\mathrm{CC}}=1.2$ to 2.7 V | 0 | 20 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V | 0 | 10 |  |

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V ).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 | +6.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage | note 1 | -0.5 | +6.5 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | - | -50 | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{O}}<0 ;$ note 1 | - | $\pm 50$ | mA |
| $\mathrm{~V}_{\mathrm{O}}$ |  | DC output voltage | HIGH or LOW state; note 1 | -0.5 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ |
|  |  | 3 -state; note 1 | V |  |  |
| $\mathrm{I}_{\mathrm{O}}$ | DC output source or sink current | $\mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 | +6.5 | V |
| $\mathrm{I}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{GND}}$ | DC $\mathrm{V}_{\mathrm{CC}}$ or GND current |  | - | $\pm 50$ | mA |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature |  | - | $\pm 100$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | power dissipation per package | temperature range -40 to $+85^{\circ} \mathrm{C} ;$ <br> note 2 | - | 1000 | mW |

## Notes

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. Above $70^{\circ} \mathrm{C}$ the value of $\mathrm{P}_{\mathrm{D}}$ derates linearly with $1.8 \mathrm{~mW} / \mathrm{K}$.

## 32-bit transparent D-type latch with

5 V tolerant inputs/outputs; 3-state

## 74LVCH32373A

## DC CHARACTERISTICS

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V ).

| SYMBOL | PARAMETER | TEST CONDITIONS |  | Tamb -40 to $+85^{\circ} \mathrm{C}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OTHER | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 1.2 | $\mathrm{V}_{\mathrm{CC}}$ | - | - | V |
|  |  |  | 2.7 to 3.6 | 2.0 | - | - |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 1.2 | - | - | GND | V |
|  |  |  | 2.7 to 3.6 | - | - | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\begin{aligned} \mathrm{V}_{\mathrm{I}} & =\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{O}} & =-12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{O}} & =-100 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{O}} & =-18 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{O}} & =-24 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.5 \\ & \mathrm{~V}_{\mathrm{CC}}-0.2 \\ & \mathrm{~V}_{\mathrm{CC}}-0.6 \\ & \mathrm{~V}_{\mathrm{CC}}-0.8 \end{aligned}$ | $\begin{array}{\|l} - \\ \mathrm{V}_{\mathrm{CC}} \\ - \\ - \\ \hline \end{array}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\begin{gathered} \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{O}}=24 \mathrm{~mA} \end{gathered}$ | $\begin{array}{\|l} 2.7 \\ 3.0 \\ 3.0 \\ \hline \end{array}$ | $\left.\right\|_{-} ^{-}$ | $\left.\right\|_{-} ^{-}$ | $\begin{array}{\|l\|} \hline 0.40 \\ 0.20 \\ 0.55 \\ \hline \end{array}$ | V |
| $I_{1}$ | input leakage current | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V} \text { or GND; }$ note 2 | 3.6 | - | $\pm 0.1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| l I | 3-state output OFF-state current | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} ; \\ & \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} \text { or } \text { GND } \\ & \hline \end{aligned}$ | 3.6 | - | 0.1 | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | power off leakage supply current | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | 0.0 | - | 0.1 | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | quiescent supply current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{I}_{\mathrm{O}}=0$ | 3.6 | - | 0.1 | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | additional quiescent supply current per input pin | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$; $\mathrm{I}_{\mathrm{O}}=0$ | 2.7 to 3.6 | - | 5 | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{BHL}}$ | bus hold LOW sustaining current | $\begin{aligned} & \hline \mathrm{V}_{1}=0.8 \mathrm{~V} ; \\ & \text { notes } 3,4 \text { and } 5 \end{aligned}$ | 3.0 | 75 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{BHH}}$ | bus hold HIGH sustaining current | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{I}}=2.0 \mathrm{~V} ; \\ \text { notes 3, } 4 \text { and } 5 \\ \hline \end{array}$ | 3.0 | -75 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {BHLO }}$ | bus hold LOW overdrive current | notes 3, 4 and 6 | 3.6 | 500 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {BHHO }}$ | bus hold HIGH overdrive current | notes 3, 4 and 6 | 3.6 | -500 | - | - | $\mu \mathrm{A}$ |

## Notes

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
2. For bus hold parts the bus hold circuit is switched off when $V_{I}$ exceeds $V_{C C}$ allowing 5.5 V on the input terminal.
3. Valid for data inputs of bus hold parts (LVCH32-A) only.
4. For data inputs only; control inputs do not have a bus hold circuit.
5. The specified sustaining current at the data input holds the input below the specified $\mathrm{V}_{1}$ level.
6. The specified overdrive current at the data input forces the data input to the opposite logic input level.

## 32-bit transparent D-type latch with

5 V tolerant inputs/outputs; 3-state

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=500 \Omega$.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\mathrm{T}_{\text {amb }}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | WAVEFORMS | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | propagation delay $n D_{n}$ to $n Q_{n}$ | see Figs 4 and 8 | 2.7 | 1.5 | - | 5.7 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | 3.0 | 4.7 |  |
|  | propagation delay $n L E$ to $\mathrm{nQ}_{\mathrm{n}}$ | see Figs 5 and 8 | 2.7 | 1.5 | - | 5.8 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | 3.4 | 4.8 |  |
| $\mathrm{t}_{\text {PZH }} / \mathrm{t}_{\text {PZL }}$ | 3-state output enable time $n \overline{O E}$ to $n Q_{n}$ | see Figs 7 and 8 | 2.7 | 1.5 | - | 6.5 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | 3.5 | 5.5 |  |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PLZ }}$ | 3-state output disable time $n \overline{O E}$ to $n Q_{n}$ | see Figs 7 and 8 | 2.7 | 1.5 | - | 6.4 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | 3.9 | 5.4 |  |
| $\mathrm{t}_{\mathrm{w}}$ | nLE pulse width HIGH | see Figs 5 and 8 | 2.7 | 3.0 | - | - | ns |
|  |  |  | 3.0 to 3.6 | 3.0 | 2.0 | - |  |
| $\mathrm{t}_{\text {su }}$ | set-up time $n D_{n}$ to $n L E$ | see Figs 6 and 8 | 2.7 | 1.7 | - | - | ns |
|  |  |  | 3.0 to 3.6 | +1.7 | -0.1 | - |  |
| $\mathrm{th}_{\mathrm{h}}$ | hold time $n D_{n}$ to nLE | see Figs 6 and 8 | 2.7 | 1.2 | - | - | ns |
|  |  |  | 3.0 to 3.6 | 1.2 | 0.1 | - |  |

## Note

1. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

## AC WAVEFORMS


$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{M}}=0.5 \times \mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$;
$V_{O L}$ and $V_{O H}$ are typical output voltage drop that occur with the output load.
Fig. 4 Input $\left(n D_{n}\right)$ to output $\left(n Q_{n}\right)$ propagation delay times.

## 32-bit transparent D-type latch with

 5 V tolerant inputs/outputs; 3-state
$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{M}}=0.5 \times \mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are typical output voltage drop that occur with the output load.
Fig. 5 Latch enable inputs ( $n L E$ ) pulse width and the latch enable input to outputs $\left(n Q_{n}\right)$ propagation delay times.


## 32-bit transparent D-type latch with

5 V tolerant inputs/outputs; 3-state

$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{M}}=0.5 \times \mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{X}}=\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{Y}}=\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{X}}=\mathrm{V}_{\mathrm{OL}}+0.1 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are typical output voltage drop that occur with the output load.
Fig. 7 3-state output enable and disable times.

| TEST | $\mathbf{S 1}$ |
| :--- | :--- |
| $\mathrm{t}_{\text {PLH }} / \mathrm{t}_{\text {PHL }}$ | open |
| $\mathrm{t}_{\text {PLZ }} / \mathrm{t}_{\mathrm{PZL}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |


| $\mathrm{V}_{\mathbf{C C}}$ | $\mathbf{V}_{\mathbf{I}}$ |
| :--- | :--- |
| $<2.7 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}$ |
| 2.7 to 3.6 V | 2.7 V |

Definitions for test circuit:
$R_{L}=$ load resistor.
$C_{L}=$ load capacitance including jig and probe capacitance.
$\mathrm{R}_{\mathrm{T}}=$ termination resistance should be equal to the output impedance $Z_{0}$ of the pulse generator.

Fig. 8 Load circuitry for switching times.

## 32-bit transparent D-type latch with

5 V tolerant inputs/outputs; 3-state

## PACKAGE OUTLINE

LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body $13.5 \times 5.5 \times 1.05 \mathrm{~mm}$ SOT536-1


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> $\mathbf{m a x}$. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{b}$ | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{e}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}_{\mathbf{D}}$ | $\mathbf{Z}_{\mathbf{E}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.5 | 0.41 | 1.2 | 0.51 | 5.6 | 13.6 | 0.8 | 0.2 | 0.15 | 0.1 | 0.93 | 0.93 |
|  | 0.31 | 0.9 | 0.41 | 5.4 | 13.4 | 0.8 |  | 0.58 | 0.58 |  |  |  |



| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT536-1 |  |  |  | $\square$ | $\begin{aligned} & \hline 98-11-25- \\ & 99-06-03 \end{aligned}$ |

32-bit transparent D-type latch with
5 V tolerant inputs/outputs; 3-state

## 74LVCH32373A

## SOLDERING

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.
Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from
215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $230^{\circ} \mathrm{C}$.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.
To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

32-bit transparent D-type latch with
5 V tolerant inputs/outputs; 3-state

Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE | SOLDERING METHOD |  |
| :--- | :--- | :--- |
|  | WAVE | REFLOW ${ }^{(1)}$ |
| BGA, LFBGA, SQFP, TFBGA | not suitable | suitable |
| HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS | not suitable ${ }^{(2)}$ | suitable |
| PLCC(3), SO, SOJ | suitable | suitable |
| LQFP, QFP, TQFP | not recommended |  |
| SSOP, TSSOP, VSO | suitable |  |
| not recommended ${ }^{(5)}$ | suitable |  |

## Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values |  |
| Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |  |
| Application information |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

# 32-bit transparent D-type latch with <br> 5 V tolerant inputs/outputs; 3-state 

# 32-bit transparent D-type latch with <br> 5 V tolerant inputs/outputs; 3-state 

## Philips Semiconductors - a worldwide company

Argentina: see South America
Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 29704 8141, Fax. +61 297048139
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160101 1248, Fax. +431601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 17220 0733, Fax. +375 172200773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359268 9211, Fax. +3592689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800234 7381, Fax. +1 8009430087
China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +453329 3333, Fax. +4533293905
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615 800, Fax. +35896158 0920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300

## Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22493 8541, Fax. +91 224930966
Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, J. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 217940040 ext. 2501, Fax. +62 217940080
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23-20052 MONZA (MI),
Tel. +39 039203 6838, Fax +39 0392036800
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +8133740 5130, Fax. +81 337405057
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800234 7381, Fax +9-5 8009430087
Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +472274 8000, Fax. +47 22748341
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: AI.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 225710 000, Fax. +48 225710001
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095755 6918, Fax. +7 0957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11471 5401, Fax. +27 114715398
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118212382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93301 6312, Fax. +34 933014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 85985 2000, Fax. +46 859852745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +4114882741 Fax. +4114883263
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 22134 2886, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 2881260 Umraniye, ISTANBUL, Tel. +90 216522 1500, Fax. +90 2165221813
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380 442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208730 5000, Fax. +44 2087548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800234 7381, Fax. +18009430087
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 1162 5344, Fax.+381 11635777

For all other countries apply to: Philips Semiconductors,
Internet: http://www.semiconductors.philips.com
International Marketing \& Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 402724825

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Lets make things better.


